The Semantics of Shared Memory in Intel CPU/FPGA Systems

Abstract